Please use this identifier to cite or link to this item: http://192.168.29.201:8080/xmlui/handle/123456789/488
Full metadata record
DC FieldValueLanguage
dc.contributor.authorNomani, Nabeel-
dc.date.accessioned2021-09-01T06:49:34Z-
dc.date.available2021-09-01T06:49:34Z-
dc.date.issued2020-05-
dc.identifier.urihttp://hdl.handle.net/123456789/488-
dc.descriptionBABU BANARASI DAS UNIVERSITY LUCKNOWen_US
dc.description.abstractIMPLEMENTATION OF VEDIC MULTIPLIER ON FPGA BOARDen_US
dc.description.sponsorshipSorabh Tiwari ,Vibha Dubey. Manish Singh .Sameer Kr Panday.en_US
dc.language.isoenen_US
dc.subjectELECTRONICS & COMMUNICATION ENGINEERINGen_US
dc.titleIMPLEMENTATION OF VEDIC MULTIPLIER ON FPGA BOARDen_US
dc.typeProject Reporten_US
dc.typeProject Reporten_US
dc.typeTechnical Reporten_US
dc.guideAmit Kumaren_US
dc.registration2020en_US
Appears in Collections:Electronic and Communication Engineering

Files in This Item:
File Description SizeFormat 
2-FPFA Board.pdf7.69 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.